 | A high-Throughput Hardware Design of a One-Dimensional spiht algorithm B to 44 dB. The throughputs of the proposed encoder and decoder are 04 Gbps and 63 Gbps, respectively, and their respective gate counts are 37. 2K and 54. 1K. The proposed architecture of this paper analysis the logic size 15.48 Kb.  1 | read |
| Draft technical Requirements May 13, 2016 This work is performed under the auspices of the U. S. Department of Energy by Lawrence Livermore National Laboratory under Contract de-ac52-07NA27344 71.37 Kb. 1 | read |
 | Efficient Generalized Forensics Framework for extraction and documentation of evidence from mobile devices 43.95 Kb. 1 | read |
| Low-Power fpga design Using Memoization-Based Approximate Computing The proposed architecture of this paper analysis the logic size, area and power consumption using Xilinx 14. 2 10.68 Kb. 1 | read |
 | Reducing energy consumption in home automation based on stm32F407 microcontroller This paper offers a low-cost solution based on stm32F407 microcontroller. The solution 304.63 Kb. 4 | read |
1